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1571 ABSTRACT 
An uplink controlling assembly speeds data processing 
using a special parallel codeblock technique. A correct start 
sequence initiates processing of a frame. W o  possible start 
sequences can be used; and the one which is used detennines 
whether data polarity is inverted or non-inverted. Processing 
continues until uncorrectable errors are found. The frame 
ends by intentionally sending a block with an uncorrectable 
error. Each of the codeblocks in the kame has a channel ID. 
Each channel ID can be separately processed in parallel. 
This obviates the problem of waiting for error correction 
processing. If that channel number is zero, however. it 
indicates that the hame of data represents a critical com- 
mand only. That data is handled in a special way, indepen- 
dent of the software. Otherwise, the processed data furtha 
handled using special double buffering techniques to avoid 
problems from overrun. When overrun does occur, the 
system takes action to lose only the oldest data. 
IS8 
19 Claims, 10 Drawing Sheets 
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PARALLEL PROCESSING SPACECRAFT 
COMMUNICATION SYSTEM 
Statement as to Federally Sponsored Research 
The invention described herein was made in the perfor- 
mance of work under a NASA contract, and is subject to the 
provisions of Public Law 96-517 (35 USC 202) in which the 
Contractor has elected to retain title. 
FIG. 2 is a functional block diagram of the assembly. 
FIG. 3 is a diagram of the format of uplink data. 
FIG. 3A is a diagram of the format of one code block of 
FIG. 4 is a functional diagram of an error detection and 
FIG. 5 is a block diagram of an &dress decoder. 
FIG. 6 is a block diagram of a hardware command 
FIG. 7 is a flow diagram showing the reception of data. 
FIG. 8 is a block diagram of a frame header within any 
FIG. 9 is a block diagram of a fault detection unit. 
data. 
correction k c i t .  
5 
io decoder and critical controller. FIELD OF THE INVENTION 
This invention describes an assembly for improving speed 
and accuracy of communications in a satellite uplink system 
BACKGROUND AND SUMMARY 
one code block. 
,~ 
FIG. 10 is a diagram of signals received during uplink 
FIG 11 is a flow diagram of inter subassembly bus 
FIG. 12 is a flow diagram of inter subassembly bus 
FIG. 13 is a flow diagram Of the reception of a Critical 
reception. 
interface protocol during a read cycle. 
interface protocol d-g a write cycle. 
enable. 
Size. weight and power requirements are important when 
designing a spacecraft. Heavier payloads are more expen- 
sive to launch. Package size is also important. since space- 
craft size is proportional to its weight. 
one of the important functions 
satellite system is uplinkcommunications. Signals are 
transmitted from a ground station up the “link” to the 
satellite. These signals represent all  useful functions that can 
be carried out with the satellite. The signals include control 2s 
functions of the satellite as well as communication to or via 
the satellite. This communication is carried out using any 
out by such a 20 
DEScRlpTION OF THE PREFERRED 
EMBODIMENTS 
well-known format. Previously, the communication was 
carried out using a number of chip sets to receive and buffer 
power, and even with so much power being used, s t i l l  was 
slow and space-inefficient. 
A flight computer 10 controls associated devices over 
which carries out these functions in an improved way. low-power computer but any other similar computer which 
VIink commands and carries Out Other The satellite controls a number of controlled functions. 
functions, including determining direct-to hardware Many of these controlled functions are under the control of 
commands, and interface with the the critical control relay assembly 200. Control relays 200 
recognized that combining these functions in  the same 40 noise immune. and are veIy reliable. The control 
device produces some economies since there is certain relays 200 are used, for instance, to control the payload, or 
coupling between various functions. in other circumstances where high reliability is necessary. 
a special data format and palle1 Control relays 200 are controlled by a hardware command 
information. This system also carries out error detection and 45 system according to the present invention. 14 
correction within a decoding block. This parallel processing carries out processing, interface with the program- 
technique is facilitated by the special data format used storing programmable read only memory rmoM~v). and 
according to the present invention. fault detection. The techniques of operation described herein 
Another aspect uses a special and Unique double-buffering allow all of these functions to be combined into a single 256 
method to maintain readwrite Status and to resolve over-run 50 pin chip. The way in which this is 
between the incoming data and the data which can be herein. 
processed. The assembly starts up from a start-up memory, here 
yet motha aspect Provides a mechanism for dowing PROM 202. The PROM 202 includes the error detection and 
u-itid functions to be carried out using a technique which 55 correction program and assembly therein. This system can 
bypasses the usual software interpretation Of commands. use any well-known detection and correction system. 
The inventors recognized that one of the speed and power 
drains in the prior art has the processing and operation time 
necessary to carry out the error correction and detection. It 
FIG. 1 shows a block diagram of the command and data 
subsystem of the present invention to decode uplink com- ae information aPProPriatelY* These sets a lot Of 30 mands sent from the &round station to the space vex& on 
the device is insued. 
It is an object Of the present to a system subassembly bus 12. The computer is preferably a 1750A 
One aspect of the present invention receives and decodes 35 is suitable for space installation can be used. 
The inventors Of present invention include a plurality of latching-type relays. These relays are 
An*er aspect 
processing to determine start sequences in uplink decoder module 14. This module 14 is one of the described 
out is described 
Yet another aspect uses a special technique to determine 
errors. and that same technique to end a portion of a 
message. 
60 has sometimes taken as long as 64 clock cycles to process 
the uplink data. Accordingly, the speed of uplink data has BRTEF DESCRIPTION OF THE DRAWING 
These and other aspects of the invention will now be 
described in detail with reference to the accompanying 
drawings, wherein: 
subsystem utilizing an assembly according to one aspect of 
this invention. 
been k i t e d  by the processing timefor the error correction. 
The present invention canies out a number of operations 
to avoid this problem. The present invention teaches that the 
FIG. 1 is a block diagram of a command and data 65 data is arranged into a plurality of transfer frames within 
each uplink message unit. Each of the transfer frames 
represents one code block that can be independently 
5.790.567 
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decoded Each transfer frame includes a channel number. bly 168 and address decoder 169. A fault detection unit 22 
Each of the channel-numbered code blocks is applied. in periodically performs system checks as described herein to 
parallel, to one of a plurality of decoders. Therefore. the determine if the assembly 14 is operating properly. 
transfer code blocks are decoded in parallel by a Plurality Of Aprimary function of the assembly 14 is to decode uplink 
decoders; each decoded while another one of the code 5 data received at an uplink receiver 8. The uplink e m r  
blocks is being decoded. Essentially. therefore. these bits are come&on uses a we&hown EDAC system as specified in  
clocked in. serial-to-parallel convested and processed in the Consultive Committee for Space Data Systems 
parallel. The unique transmission protoco1 enables this par- (CCSDS) t e l ecomnd  standard. The has previously 
allel clocking as described above. since the 64 Units are been formatted in accordance with the CCSDS TeleCom- 
processed in pardel. the speed of the communication is not 10 mand standard. discussed herein with reference to FIGS. 3 
limited by hardware. and 3A. 
V d O U s  other communications are dS0 Controlled by 
other associated hardware. which will described herein for 
completeness. The Reed-Solomon downlink assembly u)4 
The CCSDS-encoded uplink data swem shown in mG. 3 
includes *ee. &a structures: an acquisition sequence 26, a 
command transmission unit 28 and an idle sequence 30. 
controls downlink coding using the Reed-Solomon pro~col. l5 Acquisition sequence 26 is an alternating pattern of ones and 
Solid state RIU chip 208 forms an interface to the Reed- zeros. Acquisition sequence 26 is used at the start of an 
Solomon downlink. A remote terminal mode interface 214 uplink session to provide a sequence that allow the asyn- 
allows operation as a remote terminal. while a bus controller chonous uplink receiver to lock onto the data stream. The 
216 allows operation as a bus controller. acquisition sequence is a minimum of two bytes in 1ength.to 
decoder 14 which is the main subject of t h i s  invention. The The command link transmission unit 28 includes the 
command decoder 14 communicates with the intersubas- actual &Q being sent to the spacecraft. Unit 28 has three 
sembly bus 12, as shown therein. The data received from the parts: a start sequence 32. a transfer frame 34 and a tail 
uplink has previously been communicated to the bus accord- sequence 36. Start sequence 32 preferably includes 16 bits 
ing to any known technique. The way in which the operation 25 of reserved information. That value is preferably -90 hex 
is carried out is described herein. if the data polarity is positive. and its complement 146F hex 
if the data polarity is negative. Start sequence 32 hence 
face 168 and an address decoder 169. identifies the beginning of a command link transmission unit 
Unit 24 includes the error data and correction unit which A telecommand transfer frame 34 follows the start 
checks the data for enors. and corrects any data that has sequence 32. Each telecommand transfer frame 34 has a five 
errors therein. byte frame header 38. a frame data field 40 formed of a 
of c0-d~ and informa- plurality of code blocks which is a maximum of 248 bytes. 
tion can be passed from the uplink to the command decoder. 35 and a two byte optional check-sum 42. Each telecommand 
A p d c u k l y  impomt kind of c0-d is call& a critical transfer frame 34 is composed of several telecommand code 
enable. The dtical  enable controls a relay in the critical blocks 44. The code black 44 has 56 information bits 46 (7 
control relay assembly 200. One example of such a criticd data bytes), 7 check bits 48 and one bit 50. See FIG. 3.4. 
enable would be. for example, a command to deliver the The check bits are generated using a modified Bose- 
payload. 4o Chaudhuri-Hocquenghem (BCH) code. This code is speci- 
the channel number 0 to indicate that the command block to those Of Ordinary in  the art. 
includes critical commands or dtical enables. The critical The telecommand tail sequence 36 mark the end of the 
controller 1% & k h e s  if a enable is contained transfer kame. It has 64 bits with the reserved sequence 
within the uplink data. If a Critical enable is contained in the 45 value 5555 5555 5555 5555 hex if the data polarity is 
received data. the hardware command decoder 16 decodes positive. and its complement AAAA AAAA AAAA AAAA 
the critical enable and outputs a signal, via relay control 631. if the data polarity is negative. The tail sequence 36 iden- 
to contfol the states of &tical control relays a@. These, tifies the end of a command link transmission unit 2%. 
then. control the engineering subsystems. The assembly 14 Idle sequence 30 marks the end of the complete package 
can support direct ground control of up to 32 relays and 24 50 of data. Like the acquisition sequence 26, the idle sequence 
discrete outputs. 30 is an alternating pattern of ones and zeros. It allows the 
enable according to uplink receiver to maintain a lock on the signal in the 
the present invention bypasses the usual software decoding. absence of actual data being transmitted, 
Each signal according to the present invention is associated The uplink data received by the assembly 14 may be 
with a channel. The channel can indicate the destination 55 inverted or non-inverted If the assembly 14 determines that 
and/or time slot for the signal. According to the present the start sequence 32 is 146F hex, the polarity of the data is 
invention. channel 0 is reserved far special operation. A judged to be negative and all subsequent data received will 
signal that is labeled with channel 0 indicates that the &ta be inverted by the assembly 14 before being written into 
in that block is intended for a critical function. That channel software buffers. If the assembly 14 determines that the start 
command is virtual in the sense that it does not really 60 sequence 32 is EB90 hex, the polarity is judged to be 
indicate a channel; instead it indicates that no channel or positive and therefore no inversion is needed. 
channel decoding will be used. An additional layer of security is also available in the 
If there is no critical enable contained in the data, the units. Start sequence 32, which can one of two reserved 
non-critical control relay data is passed to the inter subas- values as described above, can be used to determine the star t  
sembly bus interface 20. The data is buffered and addressed 65 of any command link transmission unit. However. certain 
and passed to the main computer 10 over the inter subas- commands, such as commands to the control relay. require 
sembly bus 12 that includes intersubassembly slave assem- enhanced security. According to this mode, an enhanced 
FIG. 2 shows a block diagram of the hardware command 2o allow proper acquisition. 
Intersubassembly bus interface 20 includes a slave inter- 
Data from PROM 202 is received at PROM EDAC 24. 3o 28 and tells the System the POldty Of the data. 
A number of different 
The preferred technique of the present invention resmes fied in the CCSDS telecommand Standard and is well known 
The operation far p-ssing a 
5.790.567 
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start sequence is preferably used to detect the start of an The tail sequence that ends one of the units actually 
enhanced security command link transmission unit. The includes an uncorrectable error therein: 55555 55555 55555 
enhanced start sequence reduces an probability of the assem- hex. This produces a double-bit error. The hardware recog- 
bly 14 mistakenly detecting a command link within a Stream nizes this double-bit error, and sets the uncorrectable error 
of random data. This enhanced start sequence C a n  be. for 5 flag. Note that the fill bit in the tail sequence 36 is set to “1” 
example, the illitid Start sequence 32 followed by an addi- and that the code blocks 44 have the fill bit set to ‘‘0”. The 
tional start sequence which must follow the start sequence acquisition sequence 26 also has the fill bit set to -1”. A y” 
32. The probability of detection can be accordingly mini- in the fill bit position is for detection of the tail 
mized. sequence 36, and a “0“ in the fill bit position is required for 
FIG. 4 is a diagram of one of the error detection and detection of a code block 44. 
correction units 24 that is included in the assembly 14 of receiver interface is a serial, synchronous FIG. 1. Preferably. 64 of these units are provided, so that the 
tion and functions on incoming data in parallel. station and passes it on to the DataIn port 52 of the m o r  
ne start sequences is stripped from the data detection and correction unit. FIG. 10 illustrates three types 
so that only the code block 44 are run though the 15 of signals received by the Uplink receiver. Lock signal 60 
mor detection and correction logic of the error detection indicates if the Uplink receiver is locked and producing valid 
and correction unit 24. data. The assembly 14 only decodes the uplink data 62 when 
check bits 48. the lock signal 60 is asserted and ignores uplink data 62 
which allow error detection and correction to performed when the lock signal 60 is de-asserted. Clock signal 64 is 
on the code block44. The mor detection and correction unit 20 used to clock in the uplink data 62. The assembly 14 can 
24 receives data on the DataIn port 52 and outputs corrected support an uplink data rate of up to 200.000 bits per second. 
data on the DataOut port 54. The data correction is carried The transfer frame header has the structure shown in FIG. 
out in any k ~ w n  Way- Using Of the known data 8. The information included in the transfer frame header is 
correction techniques which are described in the CCSDS crucial for the actual information of the transfer 
telecommand standard The system of FIG. 4 shows the 25 frame. virtual in the 
correction logic. along with use of check bits and multiplex- transfer frame header. As described above, the virtual 
ne1 ID bits 100 are usually used to identify the transfer a s  to produce the data correction and detection. 
one of two user-selectable modes. In the first mode, single single logical bit errors will be corrected and double bit errors can be 30 
detected but not corrected. They cause the error detection 
and ,--don ,,nit to set a flag indicating hat an uncor- The assembly 14 imposes two restrictions on the use of 
reable  error has occurred. ~n this mode. triple bit errors these channels: (1) virtual channel 0 is reserved for hardware 
may detected at 4, I, the second single, commands which toggle the critical enables independent of 
double or triple bit mors will be detected but there is no 35 the software; and (2) when using Virtual channel 0. the 
error Correction. If the uplink channel is vesy noisy, the user command link brfinsmksion unit 28 may contain only one 
might want triple bit error detection. If the uplink channel is transfer frame 34. 
not very noisy. the user might prefer to have double bit error Once the assembly 14 detects a start sequence 32. it 
detection and single bit error correction. single bit error checks the virtual channel ID bits 100 i n  the frame header 38 
detection and correction allows the error detection and in the first transfer frame 34. When a virtual channel 0 
correction unit 24 to correct a single bit error through the use transfer frame is detected. the assembly 14 checks to deter- 
of correction logic and the inter subassembly bus 12 is mine if the spacecrraft ID bits 102 in the frame header are 
notified of a correctable error through a correctable detected correct. If they are correct. the assembly 14 writes the 
error signal 56. If, however. the error detection and cmec- critical enables specified in the frame data field and places 
tion unit 24 detects more than one error. the errors will not 45 the code block in the data buffer. 
be corrected, and the inter subassembly bus 12 will be When a non-virtual channel 0 transfer frame is detected, 
notified of an uncorrectable error 58 by forcing bad parity on the assembly 14 simply places the code block 44 in the 
the inter subassembly bus 12. software data buffer without checking any of the other bits 
The mode can be software controlled, can be controlled in the frame header 38. The critical enables described above 
by uplink commands. 5o control the hardware function independent of the software. 
The operation of deteding data is shown and explained and do SO With a high measure ofreliability. 
with reference to the operational flow diagram of FIG. 7. The user can set the spacecraft ID via ten input pins on the 
The command decoder is idle at 79. A lock signal is received assembly 14. Anywhere from one to eight critical enables 
from the uplinkreceiver at step 80. The lock signal indicates can be set with a single transfer frame 34. However, as 
that the input data to the command decoder is valid. When- 55 described above. only a single transfer frame can be 
ever the lock signal is de-asserted. the data is no longer included in the message. 
valid. causing the command decoder to ignore the data The assembly 14 contains a mask bit for each critical 
Once lock is asserted at step 80. however, the system enters enable. The mask bits are controlled from the ground via 
a search state at step 84 to search for a start sequence in the virtual channel 0 commands. The ground can allow flight 
uplink sequence. When a valid start sequence is detected at 60 software control of a critical enable via the mask bits. 
step 86, the hardware command decoder is commanded into A block diagram of the preferred hardware command 
a decoding state 88. Decoding state 88 initiates error cor- decoder is shown in FIG. 6. S& data can be received on 
rection and detection. Each code block is placed in a data either chamel CDUA 600 or CDUB 604. The equalization 
buffer that is software accessible. signal 602 determines which of the two elements is receiv- 
Any code block with an uncorrectable error causes the 65 ing valid data. Multiplexer 300 determines the proper 
hardware command decoder to transition back to the search output. and produces output data as 606. The output data is 
state 84 at step 90 to search for another start sequence. converted from serial to parallel by converter 302. 
The 
error correction and detection unit 24 provides error detec- which receives data transmitted an 
Each code block 44 c o n a s  Seven 
number 100 is 
The mor detection and cmection lo& can Operate in frame, and to allow it to be logically multiplexed from a 
klecommand data channel 98 into 
5.790.567 
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The output data is divided by channel numbers as drivers. Whae a large capacitive load is to be driven, 
described above. and then detected and error corrected by however, external buffering may be required. Also. if the 
error detector and corrector module 612, which includes a start-up PROM 202 is used, PROM chips 202 are preferably 
number of separately-operating modules as described above. provided externally. An external decoder chip is also 
The output corrected data 614 is then tested for various 5 required to generate the chip selects from the PROMS. 
UlingS. The Virtual channel 10 determines Whether the data The inter subassembly bus interface 20 connects the 
includes any dtical control enables. If SO, the information assembly 14 the computer 10 through the inter subas- 
is controlled as discussed herein. If no dtid enables are sembly bus 12. The inter subassembly bus interface 20 
contained, however+ data is transferred to the 64 bit redstas generates all necessary timing sequences so that data can be 
620 and 622. These double registers buffer the data in  a new 10 ~ O @ Y  transferred via the intersubassembl? bus to the 
and advantageous way as described herein. computer 10. The inter subassembly bus interface has two 
The output 621 of register 620 and the output 623 of components: an inter subassembly bus slave interface and 
register 622 are connected in parallel to a multiplexer 72. address decoder. Both of these functions are well known in 
Double buffer controller 306 controls which of the two the art. and off-the-shelf components can be used for car- 
When a register is full. it begins outputting the data The inter subassembly bus slave interface 20 generates a 
through the multiplexer to the processor. At the same time. signal to indicate data as stable on the assembly 14, during 
the other register should be filling. Each register can hold read or. as correctly written by the addressed assembly 14 on 
one-64 bit code block However, what happens when the a write cycle. It also generates coarse grain address range 
data comes in at too fast a rate: i.e.. the data comes in so fast 2o error signals, wherein no chip selects are given, generates a 
that new data arrives before the data in one of the registers s m a l l  grain address range mor  generation signal for unde- 
has been completely emptied? fined address spaces, generates odd data parity on reads, 
According to the present invention, double buffer con- inhibits the stability signal until data parity is stable, and 
troller 306 detects new data incoming while an old register inhibits a write operation if a error O C C ~  during a 
is full. Double buffer control 306 then controls the appro- 25 write. 
priate register to keep only the newer data. and to discard the FIG. 5 is a block diagram of an address decoder 70. The 
older data, In  t h i s  way, if data is to be lost. it is the oldest data address decoder 70 connects directly to the inter subassem- 
that is lost. bly bus interface 24. The address decoder 70 works with the 
More specifically, double buffer controller 386 hence inter subassembly bus interface input bus 74 and generates 
serially reads the data from buffers 76 and outputs the data 30 the decode Signals necessary for data to any of the 
to d t i p l m e r  72 which transmits the data the inter Command and Data subsystem (“CDS”)hardware. The 
subassembly bus interface 20 for transmission over the inter decodes required for the registers 76 of the assembly 14 are 
subassembly bus 12 to computer io. h c f i  data b a e r  has also implemented by th is  block. CDS chip selects are 
four 16 bit registers and thus can hold one 64 bit code block generated from the inter subassembly bus address bus 
44. At any point in &e, one buffer is the active buffer 35 combinationally, Le.. they are not latched. Chip selects are 
receiving the written &ta while software is reading data not given in the event of a course grain address range error 
from the other buffer. The assembly 14 also contains a status or an address 
register 78 which allows software to determine which buff- The address decoder 70 generates various CDS address 
ers are full. If the bufFers have been overrun. if the receiver 4o decodes and internal hardware command decoder/aitical 
is in lock and if any errors have been detected in the data. controller register selects and write strobes. Inputs to this 
The assembly 14 can also be programmed to interrupt the block are the EFC address, address parity, RDIR, 
host processor whenever it fills a buffer. SUROMEn, critical Controller bit SUROM and the write 
start detection is performed according to the diagram in strobe from the inter subassembly bus block All ~ ~ Q u t s  of 
FIG. 13. The system searches for a lock signal 402 while in 45 the &WeSS block are COmbkati0m.l decodes of these inputs. 
the inactive state 400. Once a lock signal 402 has been Protocol for the inter subassembly bus interface read 
received, the system transfers to the search state 404. If the cycle is illustrated io FIG. 11 and protocol for the inter 
lock signal is no longer valid. the system reverts back to the subassembly bus interface write cycle is illustrated in FIG. 
inactive state 408. 12. 
The assembly 14 provides a variety of fault detection 
receipt of the data 406. the system transfers to the decode related functions independent of uplink functions which are 
command state 408 where the c r i t id  controller checks the often needed in spacecraft data systems. All of these func- 
data to &&e if a critical enable is contained in the data. tions operate independently and the user has the option of 
If a Critical enable is contained in the data, the command is either using or disabling each function. An example of a 
decoded 410 by the hardware command decoder 16. If an 55 fault detection unit is illustrated in FIG. 9. 
uncorrectable error is found at any state, the system reverts The fault detection unit provides a sophisticated watchdog 
back to the search state 404. If’ the lock signal is &-asserted timer. Software must write three specific data words to three 
during the decode state 410, the system reverts to the specific non-contiguous addresses within a fixed amount of 
inactive state 400. time to prevent system reset. 
The fault detection unit also provides interrupt control 
to function. Critical control relays 208 are provided external support. Eight input pins are provided which can be con- 
to the assembly 14 so that virtual channel 0 commands can nected to generic interrupt sources by the user. The eight 
be carried out. The assembly 14 provides only digital inputs are logically ORed together to produce a single 
outputs with 6 mA drive capability to control the Critical interrupt that can be connected to the host processor. Reg- 
enable relays. Therefore, drive circuits fop the relays are 65 isters are provided which allow software to determine the 
required. External drivers are not typically required. source of the interrupt, to clear the interrupt, and to indi- 
however, since all of the assembly 14 outpats have 6 mA vidually mask each interrupt source. A reset control is 
registers are outputting data. 15 rying this out. 
error. 
The system searches for data in the search state 404. Upon 50 
The assembly 14 requires very few external support chips 60 
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provided which allows up to six Werent reset sources, three 
of them definable by the user, each of which will produce a 
reset of the host subsystem. Eight discrete inputs and eight 
discrete outputs are provided which support the exchange of 
system "health" and other information between redundant 5 
systems. 
The assembly 14 also provides a software interface to 
start-up PROM. The interface supports up to 64 Kwords (16 
bit words) of PROM. The assembly 14 was designed to 
interface with the Harris HS6617-RH 8kx8 PROM or its 10 
equivalent. 
Although only a few embodiments have been described in 
detail above. those having ordinary skill in the art wiU 
readily realize that many modifications are possible without 
departing from the advantageous teaching therein. For 
example, a hardware embodiment has been described above 
for canying out various functions. Many advantages of the 
present invention are obtained from the hardware operation. 
However it should be understood by those having ordinary 
skill in the art that certain of these advantages and functions 2o 
can also be carried out in software. For example, a special 
programmed with h w a r e  to carry out the functions of this 
assembly. It should be understood that these systems are not 
limited. therefore, to hardware. Other similar modifications 25 a double 
would also be apparent to those having ordinary skill in the 
and are intended to be encompassed within the following 
claims. 
9. A communications system adapted for operation in a 
a first communication on the Space vehicle element, 
receiving a stream of data, and receiving data com- 
examination of the data, and searching the 
data for a reserved s t a t  sequence, a first reserved start 
sequence indicating that non-inverted data is to follow, 
and a second reserved start  sequence that inverted data 
is to follow; 
a receiving element, receiving subsequent data after 
receiving said star t  sequence, and either inverting said 
data or using said data as is depending on which of said 
first or second start sequence followed 
an error detecting element error detecting Said data and 
correcting said data if less errors than a predetermined 
amount are found therein; 
a buffer structure, holding the error-corrected data. and 
applying the error-corrected data as a communication 
to a communication element. 
10. A system as in claim 9 wherein said stream of data 
space vehicle, comprising: 
purpose digital signal ~Ocessor could be aPpoPMklY includes a tail sequence, said tail sequence ending a valid 
code word by forcing a uncomectable error. 
ll. A system as in claim wherein said buffer structure is 
assembly. including two. clocked 
buffer assemblies, each buffer assembly alternately receiv- 
ing units of computer data, while the computer reads infor- 
mation from the buffer assembly which is not receiving said 
12. A system as in claim 11 wherein said buffers are 
controlled by a double buffer controller. said double buffer 
controller including an element for detecting an overrun end 
data, and which, when overrun is detected, discards oldest 
data in favor of newly-incoming data. 
13. A system as in claim 9 further comprising an identi- 
fication bit which indicates whether said data is critical data 
structure, and non-critical data being Processed. 
What is claimed is: 
I. A spacecraft communications system, comprising: 
a communication element on the spacecraft for receiving 
communication; 
said element receiving and decoding communications that 
are in the form of a plurality of frames, each frame 35 
including a plurality of code blocks. each code block 
including a number identifier indicating a 
channel number associated therewith and a of 
plurality of code blocks being associated with each said 
frame; and 
error detection and correction module receiving a 
the frame being error detected and corrected by said 45 
each module in parallel, whereby error detection and 
correction is carried out in parallel. 
2. A system as in claim wherein each error detection and 
30 computer data. 
data associated with the identified a or not. critical dah being stored directly in  said buffer 
14. A system as in claim l3 wherein said identification is 
reserved value indicates that the data is a critical enable. and 
values related to a final destination of said data indicating a 
non-critical enable. 
15. A system as in claim 14 wherein said error detecting 
element includes a plurality of separate error detection units, 
having a specified channel number. 
16. A system as in claim 14 wherein said unreserved 
values include a channel number indicating which of a 
plurality of parallel-processed channels the data belongs to. 
a plurality of error detection and correction modules, each a number* which when having a predetermined 
single code block of the frame. and each code block of which when having another Of a plurality Of unreserved 
correction unit includes an assochted channel number, each each Operating in parallel* and each receiving a Of data 
channel number of the code block is associated and applied 50 
to a predetermined data correction unit having a predeter- 
mined number. 
wherein one of the channel 3. A system as in claim 
numbers is reserved for a special fundon h e r  than One of 17. A system as in claim l6 wherein said Parallel Pro- 
55 cessing is carried out by the error detecting element unit the error detection and correction modules. 
4. A system as in claim wherein said reserved channel 
number is reserved for control of critical control elements. 
5. A system as in claim 4 wherein said communication 
element identifies whether non-critical information is 
present in the frame. 
6. A system as in claim 4 wherein said reserved channel 
number is the channel numbered zero. 
7. A system as in claim 4 wherein the critical control 
element is for delivery of a payload. 
8. A system as in claim 4 further comprising a plurality of 65 
latching relays. each latching relay controlling delivery of a 
specified critical function. command therein; 
18. A spacecraft communications system, comprising: 
a decoding element on the spacecraft. recognizing a 
predetermined reserved start sequence in a series of 
data. and decoding subsequent data into a frame of 
information, said frame of information including a 
plurality of code blocks. each said code block having 
identifying information including a channel number; 
a critical enable decoder. responsive to a reserved said of 
one channel numbers, for decoding said channel num- 
ber and determining if the channel number is one which 
indicates that the message includes a critical enable 
6o 
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an instruction buffer receiving contents of the code block; 
and 
a further processor, processing the instructions in the 
buffer to carry out the function commanded by the 
critical enable if a critical enable is defined therein. and 
otherwise to pass the instructions to a further process- 
ing element. along with the channel number. to decode 
the instructions. 
19. A spacecraft buffering system comprising: 
a first element on the spacecraft for receiving a series of lo 
uplink commands; 
an uplink command data processing device, processing 
said uplinks command to convert said command into 
parallel command units; 
12 
a first buffer, operating to store a first parallel command 
unit while said unlink command data processing device 
is converting said command; 
a second buffer, operating to store said parallel command 
unit while said uplink command; 
a double buffering controller. Commanding a first buffer to 
fill while a second buffer is being read out. and includ- 
ing an o v e m  detection circuit, said overrun detection 
circuit dete.rmining if more data is coming in than can 
be read out. said overrun detection circuit including a 
data removal mechanism which removes data that has 
been overwritten. 
* * * * *  
